

# **Thunderbolt™ Release Notes For Maple Ridge (JHL8540, JHL8340)**

**Release Notes - NDA**

---

***May 2020***

***Revision 5.0***

**Intel Confidential**



## Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to:  
<http://www.intel.com/design/literature.htm>

Intel, the Intel logo, Thunderbolt™ and the Thunderbolt™ are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright (C) 2020, Intel Corporation. All rights reserved.



## ***Audience***

---

This document intended for use by OEM developers, test and validation engineers, and system integrators.



# Contents

---

1	Introduction .....	6
	1.1 Scope of Document .....	6
	1.2 Acronyms .....	6
	1.3 Naming Convention: .....	7
	1.4 Lane N/P Swap Configuration .....	7
	1.5 DP Sink Selection Preferences .....	8
2	Release Summary .....	9
	2.1 Release Overview .....	9
3	Features Supported .....	10
	3.1 Hardware Configurations .....	10
	3.2 Best Known Configuration .....	10
4	New Features—RCRs .....	11
5	Issue Status Definitions .....	12
	5.1 Closed Issues in this Release .....	13
	5.2 Known Issues—To Date .....	14
	5.3 Archive—Fixes in Previous Releases .....	15



## Revision History

---

Revision Number	Description	Revision Date
4.0	Initial release for MR FW rev 4	March, 2020
5.0	MR FW rev 5	May, 2020



# 1 Introduction

---

## 1.1 Scope of Document

This document provides component level details of the downloaded release and the contents of each folder in the release.

## 1.2 Acronyms

Term	Description
TBT	Thunderbolt™
HR	Host Router
EP	End Point
AIC	Add In Card
PR	Port Ridge (Thunderbolt™)
FR	Falcon Ridge (Thunderbolt™ 2)
AR	Alpine Ridge (Thunderbolt™ 3)
TR	Titan Ridge (Thunderbolt™ 3)
MR	Maple Ridge (Thunderbolt™ 4)
GR	Goshen Ridge (Thunderbolt™ 4 Hub)
DP	Display Port
CM	Connection Manager
LC	Link Controller
HDCP	High-bandwidth Digital Content Protection
DB	Delta Bridge – TBT Retimer
BB	Burnside Bridge – TBT Retimer



## 1.3 Naming Convention:

<project name>\_<mode>\_<Si stepping>\_<image rev>.bin

For example

<project name>:

AR, TR, etc.

<mode>:

HR = Host Router

EP = Endpoint


4C = 4 TBT channels (2 ports)

2C = 2 TBT channels (1 port)

MR\_HR\_4C\_A0\_Rev10.bin - Maple Ridge Host Router Dual Port A0 stepping Revision 10

## 1.4 Lane N/P Swap Configuration

**Note:** Each revision might have different instructions on how to control board-dependent channels lanes N/P swap configuration.





## 1.5 DP Sink Selection Preferences

1. For redrive of direct attach display, the preferred sink is selected by 0x51[0] for PA and 0x52[0] for PB. '0' - prefer sink 0. '1' - prefer sink 1
2. For DP tunneling over Thunderbolt to a remote display on the Thunderbolt cloud, the presence of the sinks is determined by writes in the CIO\_EE2TAR section:
  - a. The pointer for this section is located at offset 0xBF-C1 (relatively to active region)
  - b. The structure of each write is described in the Maple Ridge datasheet
  - c. In the DP-in ports (0x5, 0x6), register VSEC\_DP\_CS\_50 (offset 0x81) bit 23 define GPU presence. If cleared the sink will not be used





## 2 Release Summary

---

This document covers the following Thunderbolt™ Firmware for the Maple Ridge:

- Maple Ridge DP
- Maple Ridge SP

### 2.1 Release Overview

The release can be downloaded from **Intel VIP** (<https://platformsw.intel.com/>).

**Note:** Please use **Imaginarium2** latest version from **My Intel**.

**Note:** A username and password are required to access the website and to log in. User must have an account created for access.



## 3 Features Supported

Supported = ✓ Limited Support = ⚠ Not Supported = ✗

Technology	Support
Thunderbolt™ Link 20/40G	✓
Thunderbolt™ Link Power Management (CLx)	✓
DP Redrive	✓
DP Tunnel	✓
MFDP out	✓
LTTPR	✓
DSC/FEC	✓
HDCP1.4	✓
HDCP2.2	✓
USB4	✓
USB 3 10G/5G	✓
USB2.0	✓
USB Wake	✓
PCIe traffic	✓
TBT Wake	✓
Sx	✓
RTD3	✓
Peer-to-Peer (P2P)	✓

### 3.1 Hardware Configurations

This release supports the following HW configurations:

- **MR DP:**
  - o Sign default settings
- **MR SP:**
  - o Sign default settings

### 3.2 Best Known Configuration

For the latest Client Based Platforms Best Known Configuration (BKC), please contact your platform CE.



## 4 *New Features—RCRs*

---

RCR #	Title	Change Info	Status



## 5 *Issue Status Definitions*

---

This document provides sightings and bugs report for Thunderbolt™ Maple Ridge SKUs. At the time of a milestone release, this report will be distributed with the Intel® TBT Release and will provide information on new issues and the status of old issues (replacing the Release Notes document).

**Closed Issues**: This category will only display closed issues within the current Intel® Thunderbolt™ release. After each release, old issues will be dropped down to the "Archive" section and then new closed issues will take its place back up top for the next release. If an issue is posted in this section, it will indicate that the issue has been verified and fixed within the one that is being released.

**Known Issues**: This category will display all Known Issues since the initial release and will remain in this section until fixed or noted otherwise. "Known Issues" are still under investigation and may or may not be root caused.


**Archive – Fixes in Previous releases**: This category will display all closed issues that were closed in their respected release#. This section will serve as a history of fixed issues.

**Sightings listed in this document apply to the Thunderbolt™ Maple Ridge SKU's unless noted otherwise in this document or in the sightings tracking systems.**



## 5.1 Closed Issues in this Release

Issue Closed in Release #	Title	Details	Affected SKUs
5	YB after Sx	<b>Sighting #:</b> 1307411108 <b>Affected Component:</b> USB <b>Impact:</b> GR gets YB after reboot/S4/S5 when TBT3 device is connected to GR Down Stream port <b>Workaround:</b> none	All
5	YB after Sx	<b>Sighting #:</b> 1307382339 <b>Affected Component:</b> USB <b>Impact:</b> MR gets YB after reboot/S4/S5 when TBT3 device is connected to Down Stream port <b>Workaround:</b> none	All
5	CLx	<b>Sighting #:</b> 1307067272 <b>Affected Component:</b> TBT <b>Impact:</b> Link is in CL0 after disconnected from Port A and B in CLx <b>Workaround:</b> none	All



## 5.2 Known Issues–To Date

Title	Details	Affected SKUs
<b>Sx support with Cactus Ridge</b>	<b>Sighting #:</b> 1307096350 <b>Affected Component:</b> LC <b>Impact:</b> After exit from Sx, there is no link with Cactus Ridge <b>Workaround:</b> none	<b>All</b>
<b>Flashless is not supported</b>	<b>Sighting #:</b> 1306729247, 1306731585 <b>Affected Component:</b> PCIe <b>Impact:</b> PCIe is not functional in flashlaess mode <b>Workaround:</b> none, will be fixed in B0 step	<b>All</b>
<b>PERST INACTIVE indication over CIO to align USB4 spec</b>	<b>Sighting #:</b> 1306856377 <b>Affected Component:</b> PCIe <b>Impact:</b> no functional failure , when PERST# is de-asserted the tunneled link goes back up. The PCIe upstream adapter on the other side gets TSs and exits the reset state but the USB4 spec calls for PERST inactive packets (PDF 0x6) on this state. <b>Workaround:</b> none, will be fixed in B0 step	<b>All</b>



## 5.3 Archive—Fixes in Previous Releases

Issue Fixed in Release #	Title	Details	Affected SKUs