



Rework on Tiger Lake UP3 RVP for TSN AIC Phase 2

March 2020

Intel Confidential

Document Number: 618525, Revision 1.05

Internet of Things Group

Legal Disclaimer

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting:

<http://www.intel.com/design/literature.htm>.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at www.intel.com.

Intel and the Intel logo are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

©Intel Corporation

Revision History



Date	Revision	Description
March 2020	1.05	Updated the platform name.
December 2019	1.0	Initial release.

Rework on Tiger Lake UP3 RVP for TSN AIC Phase 2



Rework title	Rework on Tiger Lake UP3 RVP to enable MDC & MDIO signal
Rework #	WA-01: Workaround Rework
Change log #	WW51p2Y19 - Initial release
Description	Workaround to enable MDC and MDIO for Tiger Lake UP3 design for compatibility with TSN AIC Ph2
Rework Implementation Impact	SMBus on PCIe connector will be replaced by MDC and MDIO signals
Reworks involved	Resistors
Applicable to (affected skus)	J91106-101 TGL U DDR4 SODIMM ERB
Contact for details	Intel representative

Materials Required to Carry Out the Rework


Action	Item	REFDES	Existing IPN	Description of existing part	New IPN	Description of new part	Implementation Impact
UNSTUFF	Res	R7V12, R7V13, R5G19, R4F72	A93549-001	RES D,0402,0 OHM,1.00%,1/16W			SMBUS CLK / DATA removed
STUFF	Res	R8B3, R7V14, R4G33, R4F71			A93549-001	RES D,0402,0 OHM,1.00%,1/16W	MDC / MDIO connected



Layout Snapshot – Top Side





STUFF **R8B3** with A93549-001




STUFF **R4G33** , **R4F71** with A93549-001
UNSTUFF **R5G19** , **R4F72**

Layout Snapshot – Bottom Side (Flipped)



REMOVE R7V12, R7V13
STUFF R7V14 with A93549-001



experience
what's inside™